

PTO 96-0225

S.T.I.C., Translations Branch

① 日本国特許庁 (JP) ② 特許出願公開
 ② 公開特許公報 (A) 平2-140915

④ Int. Cl. ④ 請求記号 ④ 公開 平成2年(1990)5月30日
 H 01 L 21/20 7739-5F
 21/324
 21/336
 29/764
 8624-5F H 01 L 29/78 311 Z
 請求項 未請求 請求項の数 1 (全8頁)

④ 発明の名称 半導体装置の製造方法

② 特願 昭63-295065
 ② 出願 昭63(1988)11月22日

④ 発明者 岡秀明 長野県飯田市大和3丁目3番5号 セイコーエプソン株式会社内

④ 出願人 セイコーエプソン株式会社 東京都新宿区西新宿2丁目4番1号

④ 代理人 弁理士 上柳雅智 外1名

明細書

1. 発明の名称

半導体装置の製造方法

2. 特許請求の範囲

- (a) 地絶性非晶質材料上にシリコンを主体とする非晶質材料層を形成する工程。
- (b) 該非晶質材料層上に金属層を形成しパターン形成する工程。
- (c) 热处理等により、該非晶質材料層と該金属層が接触している場所に結晶層を生成させ工程。
- (d) 該非晶質材料層を前記結晶層をシードとして、热处理等により結晶成長させる工程。
- (e) 結晶成長させたシリコン層に半導体量子層を形成する工程を少なくとも1つ有することを特徴とする半導体装置の製造方法。

3. 発明の詳細な説明

【装置上の利用分野】

本発明は、半導体装置の製造方法に係わり、特に、地絶性非晶質材料上に選択的に半導体半導体層を形成する半導体装置の製造方法に因る。

【従来の技術】

ガラス、石英等の地絶性非晶質材料や、SiO₂等の地絶性非晶質材料に、高純度な半導体元素を形成する膜みが成されている。

近年、大型で高解像度の液晶表示パネルや、高解像度の記録用イメージセンサや三次元LCD等へのニーズが高まるにつれて、上述のような地絶性非晶質材料上の高純度な半導体元素の形成が検討されている。

地絶性非晶質材料上に薄膜トランジスタ(TFT)を形成する場合を例にとると、(1) プラズマCVD法等により形成した非晶シリコンを電子材としたTFT、(2) CVD法等で形成した多結晶シリコンを電子材としたTFT、(3) 热处理結晶化法等により形成した单結晶シリコンを電子材としたTFT等が検討されている。

特開平2-140915 (2)

ところが、これらのTFTのうち非晶質シリコンもしくは多結晶シリコンを電子材としたTFTでは、单結晶シリコンを電子材とした場合に比べて TFTの電界効率移動度が大幅に低く(非晶質シリコンTFT<1cm²/V·sec、多結晶シリコンTFT~10cm²/V·sec)、高性能なTFTの実現は困難であった。

一方、レーザビーム等による荷電再結合化法は、未だに十分に実現した技術とは言えず、また、液晶表示パネルの様に、大面积に電子を形成する必要がある場合には技術的困難が特に大きい。

そこで、絶縁性非晶質材料上に高活性な半導体電子を形成する簡単かつ実用的な方法として、大面积の多結晶シリコンを回路形成させる方法が複数され、研究が進められている。(Thin Solid Films 100 (1983) 6, 227, JAP Vol. 25 No. 2 (1983) p. 1121)

〔発明が解決しようとする課題〕

しかし、従来の技術では、多結晶シリコンの性

能、結晶粒界の存在する位置を十分に制御することが困難であった。従って、既に大面积の多結晶シリコンが形成できたとしても、結晶粒の内部に形成されたTFTとは結晶界部にTFTのチャンネル領域が位置したTFTの間で特性が大幅に異なることから、TFTまで構成した電路回路の動作速度が、結晶粒界部に位置する特性の悪いTFTの特性で制限されたり、最悪の場合は、回路が動作しない等の重大な問題が発生した。

そこで、本発明は結晶粒界の位置を制御し、半導体電子を結晶領域に選択的に形成する製造方法を提供するものである。

〔課題を解決するための手段〕

本発明の半導体製造の製造方法は、

(a) 絶縁性非晶質材料上にシリコンを主体とする非晶質材料層を形成する工程、

(b) 该非晶質材料層上に金属層を形成しパターン形成する工程、

(c) 貼着層等により、該非晶質材料層と該金属層が接触している領域には露地を生成させる工

法、露地法、EVD露地法、MBE法、スパッタ法等で形成後、Si, Ar, B, P, He, Ne, Kr, H等の元素をイオン打ち込みして、該露地層シリコンもしくは多結晶シリコン等を非晶質化する等の方法がある。

(d) は、該非晶質材料層102上に金属層103を形成し該金属層をシード露地104となら部分を残して除去し、該露地層によって、該非晶質材料層102と金属層103が接触している部分にシードとなる結晶核を生成させる工程である。金属層としてAlを用いた場合を例にすると、該金属層103と接触している非晶質シリコンは他の部分と比べてより低温でしかじき時間で結晶核が発生し易い。そこで、金属層と接触していない部分からは結晶核が発生しない温度及び時間で熱処理を行うと、シード露地104から選択的に結晶成長を誘起することができる。具体的には、露地部分でAlを形成しパターン形成した後で、200℃~450℃程度で15分~2時間程度の熱処理を行うと、露地層と非晶質シリコン層

程。

(d) 該非晶質材料層を前記露地をシードとして、熱処理等により結晶成長させる工程、

(e) 結晶成長させたシリコン層に半導体電子を形成する工程を少なくとも有することを特徴とする。

〔実施例〕

第1図は、本発明の実施例における半導体装置の製造工程図の一例である。尚、第1図では半導体電子として溝型トランジスタ(TFT)を形成する場合を例としている。

第1図において、(A)は、ガラス、石英等の絕縁性非晶質板、もしくはSi100等の絶縁性非晶質材料層等の絶縁性非晶質材料101上にシリコンを主体とする非晶質材料層102を形成する工程である。該非晶質材料層の形成方法としては、プラズマCVD法、露地法、EVD露地法、MBE法、スパッタ法、CVD法等で非晶質シリコンを成長する方法と、多結晶シリコンもしくは多結晶シリコン層をプラズマCVD法、CVD

特開平2-140915 (3)

の界面付近には結晶が生成し結晶成長が始まる。続いて、金膜層(A1)103をリン酸等でエッチング除去する。金膜層を除去する層は、成形を行うより高い温度での熱処理の際、金属の非晶質シリコン中(特に電子形成長域まで)への異常拡散を防止するためである。又、A1等の金膜層の膜厚を非晶質シリコン層の厚さと比べて少なくとも4倍以上以下にすることも、上述の異常拡散を防止する目的となる。例えば、非晶質シリコン層200Å~1000Åに対して、金膜層100Å~500Å程度がこれよりも高い温度層を用いたほうが異常拡散が低減される。

尚、結晶層が生成する熱処理温度は非晶質シリコンの結晶化方法によって最適値が異なる。例えば、プラズマCVD法で形成した非晶質シリコンの場合は200℃~350℃程度の比較的低温で結晶層が形成される。そのため、シード種層以外から結晶層が生成されにくい基板の熱処理でシード種層に結晶層を生成できるメリットがある。

(C)は、該非晶質材料層102をシート状

層104を起点として、熱処理等により過渡的に結晶成長させる工程である。熱処理温度は550℃~650℃程度で20時間~30時間程度の熱処理を行う。

(D)は、結晶成長させたシリコン層105に半導体電子を形成する工程である。尚、第1回(D)では、半導体電子としてTFTを形成する場合を例としている。因において、106はゲート電極、107はソース・ドレイン電極、108はゲート絕縁膜、109は漏開絶縁膜、110はコンククト穴、111は配線を示す。TFT形成法の一例としては、シリコン層105をバーン形成し、ゲート絶縁膜を形成する。該ゲート絶縁膜は熱酸化法で形成する方法(高温プロセス)とCVD法もしくはプラズマCVD法で600℃程度以下の低温で形成する方法(低温プロセス)がある。低温プロセスでは、基板として安価なガラス基板を使用できるため、大型な液晶表示パネルや高画質イメージセンサ等の半導体装置をコストで作成できるほか、三次元TFT等を形成する

場合においても、下層部の電子に熱影響(例えば、不純物の拡散等)を與えずに、上層部に半導体電子を形成することが出来る。続いて、ゲート電極を形成後、ソース・ドレイン電極をイオン注入法、熱酸化法、プラズマドーピング等で形成し、漏開絶縁膜をCVD法、スパッタ法、プラズマCVD法等で形成する。さらに、漏開絶縁膜にコンククト穴を開け、配線を形成することでTFTが形成される。

本発明に基づく半導体装置の製造方法で作製した低圧プロセスTFT(Nチャンネル)の電界効率は、200~350cm²/V·secであり、ガラス基板上に高活性なTFTを形成することができた。これは、本発明の製造方法により、選択的な結晶成長が再現性良くできるようになったは風河底となつた。さらに、前記TFT切る工程に水素ガスもしくはアンモニアガスを少なくとも含む気体のプラズマ等離外に半導体電子をさらす工程を設けると、欠陥密度が低減され、前記電界効率はさらに向上する。

第2回及び第3回は、本発明の実施例における半導体装置の製造工程図の例の一例である。第2回は断面図、第3回は平面図である。

第2回及び第3回において、(A)は、ガラス、石英等の絶縁性非晶質基板、もしくはSiO₂等の絶縁性非晶質材料層の絶縁性非晶質材料層201上にシリコンを主体とする非晶質材料層202を形成する工程である。該非晶質材料層の形成方法としては、プラズマCVD法、蒸着法、EBO法、MBE法、スパッタ法、CVD法等で非晶質シリコンを成長する方法と、該非晶質シリコンもしくは多結晶シリコン層をプラズマCVD法、CVD法、蒸着法、EBO法、MBE法、スパッタ法等で形成後、Si、Al、B、P、He、Ne、Kr、H等の元素をイオン打ち込みして、該結晶シリコンもしくは多結晶シリコン層を非晶質化する等の方法がある。

(B)は、該非晶質材料層202上に金膜層203を形成し該金膜層をシード種層204となる部分を残して除去し、熱処理等によって、該膜層

特開平2-140915 (4)

203とは非晶質材料202が接続している部分にシードとなる結晶核を生成させ、続いて、該非晶質材料層202を所定の形状にパターン形成する工程である。尚、シード領域を結晶化させる前に非晶質材料層のパターン形成を行ってもよい。結晶層としてA11を用いた場合を例にすると、前述の通り結晶層203とは接続している非晶質シリコンは他の部分と比べてより低温でしかも短時間で結晶層が発生し易い。そこで、結晶層と接続していない部分からは結晶層が発生しない程度及び時間の熱処理を行うと、シード領域から逐次的に結晶成長を開始することができる。具体的には温度200度～450度程度で15分～2時間程度の熱処理を行うと、結晶層と非晶質シリコン層の界面附近には結晶層が生成し結晶成長が始まる。続いて、結晶層(A11)203をリソングラフでエッチャリング除去する。結晶層を除去する理由は、前述の通り続いて行うより高い温度での熱処理の際、金属の非晶質シリコン中(特に電子形成領域まで)への異常伝導を防止するためである。

次に、シード領域で複数の結晶層が生成した場合でも、どちらか一方の領域(結晶成長速度が遅い)又は、結晶層が早く発生した箇所)結晶成長が遅い結晶領域で選択され、結晶領域は單結晶化される。第4図にその結晶成長の模式図を示す。第4図において、401は島状領域、402は選択領域、403はシード領域、404及び405は結晶層を示す。

又、選択領域では一の結晶成長に選択されない場合でも第4図の結晶成長の模式図に示すように結晶層界が存在する位置は大幅に制限される。第5図において、501は島状領域、502は選択領域、503はシード領域、504は結晶層界が存在する確立が高い位置であり、505は結晶層界の存在する確立がほほ等の領域である。506は両者の中间の領域(グレーゾーン)である。従って、半導体電子として、MOS型トランジスタやTFTを供するならば、該電子のチャンネル領域が領域405に入るよう電子を配置すれば、結晶層界による電子特性の大差なばらつきを

尚、結晶層が生成する熱処理温度は非晶質シリコンの成膜方法によって異温度が異なる。例えば、プラズマCVD法で形成した非晶質シリコンの場合には200度～350度程度の比較的低温で結晶層が形成される。そのため、シード領域以外から結晶層が生成されにくい程度の熱処理でシード領域に結晶層を生成できるメリットがある。

続いて、非晶質シリコン層を所定の形状にパターン形成する。第2図では該非晶質シリコン層を電子を形成する領域となる島状領域205とは島状領域205と該シード領域204をほど離して島状領域206を少なくとも有する形状にパターン形成する場合を例としている。

(C)は、該非晶質材料層202を該シード領域204を起點として、熱処理等により逐次的に結晶成長させる工程である。熱処理温度は550度～650度程度で20時間～30時間程度の熱処理を行なう。

非晶質シリコン層を前述の如く島状領域205と島状領域206を有する形状にパターン形成し

熱くすことができる。

(D)は、結晶成長させた島状領域205に半導体電子を形成する工程である。尚、第2図(D)では、半導体電子としてTFTを形成する場合を例としている。図において、207はゲート電極、208はソース・ドレイン領域、209はゲート電極層、210は漏開発技術、211はコンククト穴、212は配線を示す。TFT形成の形成方法は第1図の実施例と同様の方法で形成できる。前述のようTFTのチャンネル領域213をは島状界の存在する確立がほほ等の領域に配置することでは島状界による電子特性のばらつきを著しくし、半導体を大幅に向上させることができた。

非晶質シリコン層のパターン形状は第2図に示した形状の他にも様々な形状が考案される。例えば、第6図～第8図は本発明の実施例における選択領域の平面図の例を示す。第6図～第8図において、601、701、801はシード領域、602、702、802は島状領域、603、70

特開平2-140915 (5)

3. 803は結晶領域、604、605、704、705、804、805は結晶度を示す。複数領域の端にテープをつけてたり、端の長い複数706を覆ける等複数領域の形状を工夫することで、結晶成長の選択をより充実に行うことができる。特に、本発明に基づく金属層を用いたシード形成方法ではシード領域に多結晶層が生成し易いため、上述のような結晶成長の選択が歩留りの大半を向上に對して有効となる。又、複数領域等にP（リン）等の不純物を10⁻¹～10⁻²cm⁻³程度ドーピングして結晶成長速度を10倍程度に上げることは、熱処理時間の短縮となり、電子形結晶層である島状領域をより広く結晶化することができ特に有効である。

尚、第1回～第3回の実験例では金属層としてAlを用いる場合を例としたが、本発明はこれに限定されるものではない。例えば、Al-Si等のAl合金、Cr、Ni、Mo、W、Au、Pt、Ti等の金属もしくはそれらの合金を圧着金属層として用いることもできる。Al-Si等の

Siと金属との合金を用いるとは結晶層が生成し難くなる場合がある。Al-Siの場合を例にとると、Siの含有量を0.5wt%程度以下にすると結晶層が均一に生成し易くなる。（Siの含有量が上述の値より大きくなると、より結晶の熱処理を行わないと結晶層が生成し難くなる。）

又、本実験例では非晶質シリコン層の上に金属層を形成する場合を例としたが、積層構造はこの限りでない。但し、金属層上に非晶質シリコン層を形成した場合は熱処理時に金属層を除去することができない。金属層の接着部を非晶質シリコン層がステップカバーしなければならない時の問題が生ずる。

又、本発明は、実験例に示したTFT以外にし、他はゲート型半導体電子素子全般に応用できるほか、バイポーラトランジスタ、静電誘導型トランジスタ、太陽電池、光センサ等をはじめとする光電変換素子等の半導体電子全般に応用でき、極めて有効な製造方法となる。

（発明の効果）

また、本発明は、実験例に示したTFT以外にも、他はゲート型半導体電子素子全般に応用できるほか、バイポーラトランジスタ、静電誘導型トランジスタ、太陽電池、光センサ等をはじめとする光電変換素子等の半導体電子全般に応用する場合に極めて有効な製造方法となる。

4. 図面の簡単な説明


第1回（a）～（d）は本発明の実験例における半導体素子の製造工程図である。

第2回（a）～（d）及び第3回（a）～（d）は本発明の実験例における素子の製造方法であり、第2回は断面図、第3回は平面図である。


第4回及び第5回は結晶成長の模式図である。
第6回～第8回は本発明の実験例における各層の平面図である。

101. 201～・結晶性非晶質材料
102. 202～・結晶質材料


特開平2-140915 (8)



第 6 図



第 8 図




第 7 図

特開平2-140915 (6)


103.	203.	...	金雀層		
104.	204.	...	シード根付		
106.	207.	...	ゲート電極		
107.	208.	...	ソース・ドレイン層		
108.	209.	...	ゲート絕縁		
109.	210.	...	厚膜絕縁		
110.	211.	...	ランククト穴		
111.	212.	...	配線		
401.	501.	602.	702.	802	
				...	島状根付
402.	502.	603.	703.	803	
				...	溝筋根付
403.	503.	601.	701.	801	
				...	シード根付

以上


出題人 セイコーエプソン株式会社
代理店 代理士 上野 雅 葵(株)名



第 1 回




卷之三




第 2 圖


特開平2-140915 (7)



(d)




(a)




(b)


第2図



(a)




第3図



(d)

第3図



第5図

PTO #96-225

Japanese Kokai Patent
No. Hei 2[1990]-140915

MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICES

Hideaki Oka

UNITED STATES PATENT AND TRADEMARK OFFICE
WASHINGTON, D.C. OCTOBER 1995
TRANSLATED BY THE RALPH MCELROY TRANSLATION COMPANY

Code: PTO 96-225

JAPANESE PATENT OFFICE

PATENT JOURNAL

KOKAI PATENT APPLICATION NO. HEI 2[1990]-140915

Int. Cl.:	H 01 L 21/20 21/324 21/336 29/784 H 01 L 29/78
Sequence Nos. for Office Use:	7739-5F 8624-5F
Application No.:	SHO 63[1988]-295065
Application Date:	November 22, 1988
Publication Date:	May 30, 1990
No. of Claims:	1 (Total of 8 pages)
Examination Request:	Not requested

SEMICONDUCTOR DEVICE MANUFACTURING METHOD

[Handotaisochi no seizohoho]

Inventor:	Hideaki Oka
Applicant:	Seiko Epson Corp.

[There are no amendments to this patent.]

Claim

1. A semiconductor device manufacturing method characterized in that it includes:

(a) a process in which an amorphous material layer which mainly consists of silicon is formed upon insulating amorphous material,

(b) a process in which a metal layer is formed upon the said amorphous material layer for pattern formation,

(c) a process in which crystal nuclei are grown in areas in which the said amorphous material layer makes contact with the said metal layer by heat treatment, for example,

(d) a process in which the said amorphous material layer is crystal grown through a heat treatment, for example, by using the aforementioned crystal nuclei as seeds, and

(e) a process in which a semiconductor element is formed in the silicon layer which is crystal grown.

Detailed explanation of the inventionField of industrial application

The present invention concerns a manufacturing method for semiconductor devices, in particular, it concerns a manufacturing method for semiconductor devices in which a monocrystalline semiconductor film is selectively formed upon insulating amorphous material.

Conventional technology

Attempts have been made to form a high-performance semiconductor element upon an insulating amorphous substrate, such as glass and quartz, for example, and an insulating amorphous layer, such as SiO_2 , for example.

As the need for large, high-definition liquid crystal display panels with high-speed, high-definition contact-type image sensors, and three-dimensional ICs, for example, has increased in recent years, so has the expectation of realizing the aforementioned high-performance semiconductor elements upon an insulating amorphous material.

Using the formation of a thin film transistor (TFT) upon insulating amorphous material as an example, the following is being examined: (1) TFT using amorphous silicon which is formed by the plasma CVD method, for example, as the element material; (2) TFT using polycrystalline silicon which is formed by the CVD method, for example, as the element material; and (3) TFT using monocrystalline silicon which is formed by the fusion recrystallization method, for example, as the element material.

However, of these TFTs, with respect to TFTs using amorphous silicon and polycrystalline silicon as the element materials, the mobility of the carriers with applied electric field of these types of TFTs is dramatically lower than when monocrystalline silicon was used as the element material (amorphous silicon TFT $< 1 \text{ cm}^2/\text{V}\cdot\text{sec}$ and monocrystalline silicon TFT $\approx 10 \text{ cm}^2/\text{V}\cdot\text{sec}$), therefore, attainment of a high-performance TFT was difficult.

Also, the fusion recrystallization method using a laser beam, for example, cannot yet be considered a sufficiently developed technology. Moreover, the technical difficulty is particularly great when it is necessary for an element to be formed for a large area as in a liquid crystal display panel, for example.

Therefore, a method in which polycrystalline silicon having a large particle diameter can be solid grown has received much attention and its research has advanced to the point where the technique is an easy yet practical method to form a high-performance semiconductor element on an insulating amorphous material (Thin Solid Films 100 (1983) p. 227, JJAP Vol. 25 No. 2 (1986) p.L121).

Problems to be solved by the present invention

However, sufficient control of the particle diameter of the polycrystalline silicon and the position at which the crystal grain boundary is present was difficult in the conventional technology. Accordingly, even though polycrystalline silicon with a large particle diameter can be tentatively formed, there was a drastic difference between the characteristics of a TFT which is formed with the crystal grain and a TFT with the channel region of the TFT located at the crystal grain boundary. Therefore, serious problems occurred such as the operating speed of scanning circuits constructed from TFT being controlled by the poor characteristics of TFTs located at the crystal grain boundary, and the circuit not operating under worst case conditions, for example.

Therefore, the present invention provides a manufacturing method in which the position of the crystal grain boundary is controlled and a semiconductor element is selectively formed in a crystal region.

Means to solve the problems

The semiconductor device manufacturing method of the present invention is characterized in that it includes:

- (a) a process in which an amorphous material layer which mainly consists of silicon is formed upon insulating amorphous material,
- (b) a process in which a metal layer is formed upon the said amorphous material layer for pattern formation,
- (c) a process in which crystal nuclei are grown in areas at which the said amorphous material layer makes contact with the said metal layer by a heat treatment, for example,
- (d) a process in which the said amorphous material layer is crystal grown through a heat treatment, for example, by using the aforementioned crystal nuclei as seeds, and
- (e) a process in which semiconductor elements are formed in the silicon layer which is crystal grown.

Application examples

Figure 1 shows one example of manufacturing process diagrams of a semiconductor device in an application example of the present invention. An example in which a thin film transistor (TFT) is formed as a semiconductor element is used in Figure 1.

In Figure 1, (A) indicates a process in which an amorphous material layer (102) which consists mainly of silicon is formed on insulating amorphous material (101), such as an insulating amorphous substrate consisting of glass and quartz, for example, or an insulating amorphous material layer consisting of SiO_2 , for example. Methods for forming the said amorphous material layer include forming an amorphous silicon film by plasma CVD, vapor deposition, EB deposition, MBE, sputtering, and CVD, for example; methods in which monocrystalline silicon or polycrystalline silicon, for example, is first formed include plasma CVD, CVD, vapor deposition, EB deposition, MBE, and sputtering, for example, and an element, such as Si, Ar, B, P, He, Ne, Kr, and H, for example, is ion implanted in order to noncrystallize the said monocrystalline silicon or polycrystalline silicon, for example.

(B) indicates a process in which a metal layer (103) is formed upon the said amorphous material layer (102), the said metal layer is eliminated while leaving sections which become seed regions (104), and crystal nuclei which become seeds are formed in areas in which the said amorphous material layer (102) makes contact with the metal layer (103) through heat treatment, for example. Using Al as the metal layer, for example, the temperature of the amorphous silicon which makes contact with the said metal layer (103) is lower than other areas, and crystal nuclei can easily be generated in a short period of time. Accordingly, since heat treatment is processed at the temperature and time at which crystal nuclei are not generated in areas which do make contact with the metal layer, crystal growth can be selectively induced from the seed regions (104). In a specific

example, since heat treatment is processed at approximately 200°C to 450°C for approximately 15 min to 2 h after vapor-depositing Al, for example and pattern forming it, crystal nuclei are formed near the interface between the metal layer and the amorphous silicon layer, and crystal growth starts. The metal layer (Al) (103) is successively removed with phosphoric acid, for example, through etching. The reason for eliminating the metal layer is to prevent an abnormal diffusion of the metal into the amorphous silicon (particularly into the element forming region) during heat treatment at high temperature which successively takes place. The aforementioned abnormal diffusion can also be prevented by establishing the film thickness of the metal layer, such as Al, for example, at least at the same or less than the film thickness of the amorphous silicon layer. For example, the abnormal diffusion can be reduced by using a metal layer of approximately 100-500 Å or less on an amorphous silicon layer of 200-1000 Å.

The heat treatment temperature for forming crystal nuclei has a different optimum value accordingly to the film forming method for amorphous silicon. For example, crystal nuclei are formed at a relatively low temperature of approximately 200-350°C when the amorphous silicon which is formed by the plasma CVD method is used. Accordingly, there is merit in forming crystal nuclei in the seed regions through low temperature heat treatment since it is difficult to generate crystal nuclei in areas other than the seed regions.

(C) indicates a process in which the said amorphous material layer (102) is selectively crystal grown through heat treatment, for example, using the said seed regions (104) as starting

points. The heat treatment temperature is approximately 550-650°C, and heat treatment is applied for approximately 20-30 h.

(D) indicates a process in which a semiconductor element is formed in the crystal grown silicon layer (105). TFT is formed as a semiconductor element in the example in Figure 1 (D). In the figure, (106) is a gate electrode, (107) is a source-drain region, (108) is a gate insulating film, (109) is a layer insulating film, (110) is a contact hole, and (111) is wiring. As one example of the TFT formation method, the silicon layer (105) is patterned and a gate insulating film is formed. The said gate insulating film can be formed by a method using the thermal oxidation method (high temperature process) or by a method at a low temperature of less than 600°C by the CVD method or the plasma CVD method, for example, (low temperature process). Inexpensive glass substrates can be used when the low-temperature process is used, therefore, semiconductor devices, such as large liquid crystal display panels and contact type image sensors, for example, can be fabricated at low cost, and also when forming a three-dimensional IC, for example, a semiconductor element can be formed at the upper layer section without negatively affecting the element at the lower layer section (diffusion of impurities, for example). The gate electrode is successively formed, and the source-drain region is formed by ion injection, thermal diffusion, or plasma doping, for example, and the layer insulating film is formed by the CVD, sputtering, or plasma CVD, for example. Furthermore, a contact hole is formed at the said layer insulating film for forming wiring, and TFT is formed.

The mobility of the carriers with applied electric field of the low temperature processed TFT (n-channel) manufactured by the manufacturing method for semiconductor devices based on the present invention is 200-350 cm²/V·sec, and a high-performance TFT was formed on a glass substrate. This is the result of the selective crystal growth with satisfactory processability by the manufacturing method of the present invention. Furthermore, the defect density is reduced and the aforementioned mobility of the carriers with applied electric field further improves if the process in which the semiconductor element is exposed to a plasma atmosphere formed from a gas, such as hydrogen gas or ammonia gas, is included in the aforementioned TFT forming process.

Figures 2 and 3 indicate another example of manufacturing process diagrams of a semiconductor device in an application example of the present invention. Figure 2 indicates cross-sectional diagrams, and Figure 3 indicates top view diagrams.

In Figures 2 and 3, (A) indicates a process in which an amorphous material layer (202) which consists mainly of silicon is formed on insulating amorphous material (201), such as an insulating amorphous substrate consisting of glass and quartz, for example, or an insulating amorphous material layer consisting of SiO₂, for example. Methods for forming the said amorphous material layer include forming the amorphous silicon by plasma CVD, vapor deposition, EB deposition, MBE, sputtering, and CVD, for example, a method in which monocrystalline silicon or polycrystalline silicon, for example, is first formed by plasma CVD, CVD, vapor deposition, EB deposition, MBE, and sputtering,

for example, and an element, such as Si, Ar, B, P, He, Ne, Kr, and H, for example, is ion implanted in order to noncrystallize the said monocrystalline silicon or polycrystalline silicon, for example.

(B) indicates a process in which a metal layer (203) is formed upon the said amorphous material layer (202), the said metal layer is removed while leaving sections which become seed regions (204), and crystal nuclei which become seeds are formed in an area in which the said amorphous material layer (202) makes contact with the metal layer (203) through heat treatment, for example, and the said amorphous material layer (202) is successively patterned to the desired form. Also, the amorphous material layer can also be patterned before growing the seed regions. Using Al as the metal layer in an example, as described above, the temperature of the amorphous silicon that makes contact with the said metal layer (203) is lower than other areas, and crystal nuclei can easily be generated in a short period of time. Accordingly, since heat treatment is applied at the temperature and time at which crystal nuclei are not generated in areas which do not make contact with the metal layer, crystal growth can be selectively induced from the seed regions. In a specific example, since heat treatment is applied at approximately 200-450°C for approximately 15 min to 2 h, crystal nuclei are formed near the interface between the metal layer and the amorphous silicon layer, and crystal growth starts. The metal layer (Al) (203) is successively removed with phosphoric acid, for example, through etching. As described above, the reason for removing the metal layer is to prevent the abnormal diffusion of the metal into the amorphous silicon

(particularly into the element forming region) during heat treatment at a high temperature which subsequently takes place. The heat treatment temperature for forming crystal nuclei has a different optimum value according to the film forming method for amorphous silicon. For example, crystal nuclei are formed at a relatively low temperature of approximately 200-350°C when the amorphous silicon which is formed by the plasma CVD method is used. Accordingly, there is merit in forming crystal nuclei in the seed regions through a low temperature heat treatment since it is difficult to generate crystal nuclei in areas other than the seed regions.

The amorphous silicon layer is patterned to a specific form. Figure 2 indicates an example in which the aforementioned amorphous silicon layer is patterned to a form which includes island regions (205) and connecting regions (206) which connect the said island region (205) to the said seed region (204).

(C) indicates a process in which the said amorphous material layer (202) is selectively crystal grown through heat treatment, for example, using the said seed regions (204) as starting points. The heat treatment temperature is approximately 550-650°C, and heat treatment is applied for approximately 20-30 h.

By patterning the amorphous silicon layer to include island regions (205) and connecting regions (206) as described above, even when multiple crystal nuclei are formed in the seed regions, any of the connecting regions which are superior (such as a fast crystal growth speed or early generation of crystal nuclei, for example) are selected for fast crystal growth, and the island regions are monocrystallized. Figure 4 indicates a pattern

diagram of the said crystal growth. In Figure 4, (401) is the island region, (402) is the connecting region, (403) is the seed region, and (404) and (405) indicate crystal grains.

As indicated in the pattern diagram of the crystal growth in Figure 5, the location of the existence of the crystal grain boundary can be significantly limited even when monocrystalline growth is not selected in the connecting region. In Figure 5, (501) is the island region, (502) is the connecting region, (503) is the seed region, (504) is a location at which the probability of the existence of the crystal grain boundary is high, and (505) are the areas in which the probability of the presence of the crystal grain boundary is practically zero. (506) is a region between both (gray zone). Accordingly, when using a MOS transistor and TFT as examples of the semiconductor element, a significant variation in element characteristics by the crystal grain boundary can be eliminated by arranging the element so that the channel region of the said element is arranged within the region (405).

(D) indicates a process in which a semiconductor element is formed at the crystal grown island regions (205). TFT is formed as a semiconductor element in the example in Figure 2 (D). In the figure, (207) is a gate electrode, (208) is a source-drain region, (209) is a gate insulating film, (210) is a layer insulating film, (211) is a contact hole, and (212) is wiring. The method of formation of TFT can be the same method as in the application example of Figure 1. As described above, the variation of element characteristics by the crystal grain boundary can be eliminated by arranging the channel region (213) of the TFT in a region at which the probability of the existence

of the crystal grain boundary is practically zero, and the yield significantly improved.

With respect to the pattern of the amorphous silicon layer, various other forms can be considered besides the shapes indicated in Figure 2. For example, Figures 6-8 indicate examples of top view diagrams of connecting regions in the application examples of the present invention. In Figures 6-8, (601), (701), and (801) are seed regions, (602), (702), and (802) are island regions, (603), (703), and (803) are connecting regions, (604) and (605), (704) and (705), and (804) and (805) are crystal grains. The selection of crystal growth can be attained more completely by devising the form of the connecting region, such as by tapering the width of the connecting region and providing a region of narrow width (706), for example. Polycrystal nuclei are easily generated in the seed region particularly in the seed formation method using the metallic film based on the present invention; therefore, the aforementioned selection of the crystal growth effectively brings about a drastic improvement in the yield. Also, the heat treatment time is shortened by increasing crystal growth speed by approximately 10 times by doping with a concentration of approximately $10^{15}\text{atoms}/\text{cm}^3$ with such impurities as P (phosphorus), for example, in the connecting region, for example, and it is particularly effective when more widely crystallizing the island region, which is the region in which the element is to be formed.

Examples in which Al was used as the metal layer were used in the application examples in Figures 1-3; however, the present invention is not so limited. For example, Al alloys, such as

Al-Si, for example, metals, such as Cr, Ni, Mo, W, Au, Pt, and Ti, for example, and their alloys can be used as the said metal layer. In some cases, crystal nuclei are easily generated when an alloy of Si and a metal, such as Al-Si, for example, is used. Using Al-Si as an example, crystal nuclei are easily and evenly generated when the Si content is less than approximately 0.5 wt% (it is difficult to generate crystal nuclei unless a heat treatment at a higher temperature is applied when the Si content is greater than the aforementioned value).

In the application examples, the metal layer was formed on the amorphous silicon layer; however, the order of lamination can be reversed. However, problems, such as the inability to remove the metal layer before heat treatment and covering areas of the metal layer with step differences with the amorphous silicon layer, for example, occur when the amorphous silicon layer is formed above the metal layer.

Besides the TFTs indicated in the application examples, the present invention can also be applied in general to insulated gate semiconductors, and it can also be applied in general to semiconductor elements such as photoelectronic transducers, bipolar transistors, field-effect transistors, solar batteries, and optical sensors, for example, and it becomes a very effective manufacturing method.

Effects of the present invention

As described above, in the present invention monocrystalline silicon, for example, is selectively grown upon insulating amorphous material, such as an insulating amorphous substrate

consisting of glass and quartz, for example, or an insulating amorphous material layer consisting of SiO_2 , for example, and the position at which the crystal grain boundary should be present can be controlled. As a result, it becomes possible to selectively form a semiconductor element in a crystallized region. A high-performance semiconductor element which is equivalent to a semiconductor element that is formed on a Si wafer can be formed on the insulating amorphous material of the present invention, and large, high-definition liquid crystal display panels high-speed high-definition contact type image sensors, and three-dimensional ICs, for example, can be easily formed.

Furthermore, unlike the fusion recrystallization method, low temperature heat treatment, which is approximately 650°C at most, is only auxiliary in the present invention. As a result, there are such merits as (1) the ability to use inexpensive glass substrates as the substrate and (2) the ability to form a semiconductor element at the upper layer section without negatively affecting (diffusion of impurities, for example) the element at the lower layer section in the three-dimensional ICs, for example.

Besides the TFTs indicated in the application examples, the present invention can also be applied in general to insulated gate semiconductors, and it can become a very effective manufacturing method when forming semiconductor elements such as photoelectronic transducers, bipolar transistors; field-effect transistors, solar batteries, and optical sensors, for example, upon the insulating material.

Brief explanation of the figures

Figure 1 (a)-(d) are diagrams indicating manufacturing processes for a semiconductor device in an application example of the present invention.

Figure 2 (a)-(d) and Figure 3 (a)-(d) indicate a manufacturing method for a semiconductor device in an application example of the present invention, Figure 2 indicates cross sectional diagrams, and Figure 3 indicates top views.

Figure 4 and Figure 5 are pattern diagrams of the crystal growth.

Figure 6-8 are top views of the connecting regions in the application examples of the present invention.

101, 201...insulating amorphous material, 102, 202...amorphous material layer, 103, 203...metal layer, 104, 204...seed region, 106, 207...gate electrode, 107, 208...source-drain region, 108, 209...gate insulating film, 109, 210...layer insulating film, 110, 211...contact hole, 111, 212...wiring, 401 501, 602, 702, and 802...island region, 402, 502, 603, 703, and 803...connecting region, and 403, 503, 601, 701, and 801...seed region.

特開平2-140915 (6)





Figure 1 (a)

Key: 101 Insulating amorphous material layer
 102 Amorphous material layer mainly consisting of silicon



Key: 103 Metal layer
104 Seed region




Figure 1 (c)

Key: 105 Crystallized and grown silicon layer
105' Crystal grain boundary




Figure 1 (d)




Figure 2 (a)

Key: 201 Insulating amorphous material layer
202 Amorphous material layer mainly consisting of silicon




Figure 2 (b)

Key: 203 Metal layer
204 Seed region




Figure 2 (c)




Figure 2 (d)




Figure 3 (a)




Figure 3 (b)

Key: 205 Island region
206 Connecting region




Figure 3 (c)




Figure 3 (d)

Key: 207 Gate electrode
211 Contact hole
212 Wiring




Figure 4

Key: 401 Island region
 402 Connecting region
 403 Seed region
 404 Crystal grain
 405 Crystal grain




Figure 5

Key: 501 Island region
 502 Connecting region
 503 Seed region




Figure 6

Key: 601 Seed region
 602 Island region
 603 Connecting region
 604 Crystal grain
 605 Crystal grain




Figure 7

Key: 701 Seed region
 702 Island region
 703 Connecting region
 704 Crystal grain
 705 Crystal grain




Figure 8

Key:

- 801 Seed region
- 802 Island region
- 803 Connecting region
- 804 Crystal grain
- 805 Crystal grain